

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/748,807	12/30/2003	Naoki Nishimura	B588-041	2100
26272	7590 11/22/2005		EXAMINER	
COWAN LIEBOWITZ & LATMAN P.C.			STARK, JARRETT J	
JOHN J TORRENTE 1133 AVE OF THE AMERICAS		ART UNIT	PAPER NUMBER	
NEW YORK,			2823	

DATE MAILED: 11/22/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

•				HY		
		Application No.	Applicant(s)			
Office Action Summary		10/748,807	NISHIMURA, NAOKI			
		Examiner	Art Unit			
		Jarrett J. Stark	2823			
Period fo	The MAILING DATE of this communication a or Reply	appears on the cover sheet w	vith the correspondence address			
VVHIC - Exte afte - If NC - Faile Any	IORTENED STATUTORY PERIOD FOR RESCHEVER IS LONGER, FROM THE MAILING ensions of time may be available under the provisions of 37 CFR r SIX (6) MONTHS from the mailing date of this communication. O period for reply is specified above, the maximum statutory periure to reply within the set or extended period for reply will, by stareply received by the Office later than three months after the maned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUN 1.136(a). In no event, however, may a od will apply and will expire SIX (6) MO tute, cause the application to become A	IICATION.  a reply be timely filed  ONTHS from the mailing date of this communication  ABANDONED (35 U.S.C. § 133).			
Status						
1)🖂	Responsive to communication(s) filed on 30	<u>December 2003</u> .				
2a) <u></u> ☐	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.					
3)[	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice unde	er <i>Ex parte Quayle</i> , 1935 C.	D. 11, 453 O.G. 213.			
Disposit	tion of Claims					
4)⊠	Claim(s) 1-17 is/are pending in the applicati	on.				
	4a) Of the above claim(s) is/are withd	Irawn from consideration.				
5)[	Claim(s) is/are allowed.					
	Claim(s) <u>1-17</u> is/are rejected.					
· —	Claim(s) is/are objected to.	M. I. Kanananak				
8)	Claim(s) are subject to restriction and	d/or election requirement.		:		
Applicat	tion Papers					
,—	The specification is objected to by the Exam		<u></u>			
10)⊠	☑ The drawing(s) filed on <u>30 December 2003</u> is/are: a)☑ accepted or b)☐ objected to by the Examiner.					
	Applicant may not request that any objection to t			1047-1		
441	Replacement drawing sheet(s) including the corr					
11)[_	The oath or declaration is objected to by the	examiner. Note the attach	sa Office Action of form P10-13	12.		
Priority	under 35 U.S.C. § 119					
•	Acknowledgment is made of a claim for fore   ⊠ All b)□ Some * c)□ None of:	ign priority under 35 U.S.C.	§ 119(a)-(d) or (f).			
·	1. Certified copies of the priority docume	ents have been received.				
	2. Certified copies of the priority docume					
	3. Copies of the certified copies of the p		n received in this National Stag	е		
	application from the International Bur	•				
*	See the attached detailed Office action for a	list of the certified copies no	ot received.			
Attachme	• •	4) T 1-4	v Summary (PTO-413)			
	ice of References Cited (PTO-892) ice of Draftsperson's Patent Drawing Review (PTO-948)	Paper N	o(s)/Mail Date			
	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/er No(s)/Mail Date 30 December 2003		f Informal Patent Application (PTO-152)	ı		

## **DETAILED ACTION**

Claims 18 - 24 withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected invention, there being no allowable generic or linking claim. Election was made **without** traverse in the reply filed on 11/01/2005.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:


- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.

Art Unit: 2823

4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claim 1, 2, 6 - 8, and 10 - 14 rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Yarbrough</u> et al (US 6,008,776) in view of Yun et al (Thermal and Mechanical Separations of silicon layers from Hydrogen Pattern-Implanted Wafers, Journal of Electronic Materials, Vol. 30, No 8, 2001).

Regarding claim 1, Yarbrough discloses a device which has a semiconductor device (Yarbrough Fig. 1) and a micromachine (Yarbrough Fig. 2E), comprising: a semiconductor layer on which the semiconductor device is formed (Yarbrough Fig. 1); and a substrate on which the micromachine is formed (Yarbrough Fig. 2E), wherein said semiconductor layer and substrate are stacked (Yarbrough Fig. 2E).



<u>Yarbrough</u> does not teach where said semiconductor layer is obtained by separating, at a separation layer, a member which has the separation layer under said semiconductor layer.

Yun teaches the methods of both thermal and mechanical separation of silicon layers for integration of electronic, optical, and micro-mechanical devices (Yun, Intrduction, Lines 1-2).

Therefore it would be obvious to one of ordinary skill in the art to obtain a semiconductor layer by separating, at a separation layer, a member which has the separation layer under said semiconductor layer. Three-dimensional integration of electronic, optical, and micro-mechanical devices will provide for applications in high performance compact microelectronics. As a promising technique for these applications, the ion-cut silicon layer transfer process using hydrogen implantation and wafer bonding was introduced 1,2 (Yun, Intrduction)

Regarding claim 2, Yarbrough in view of Yun disclose a device which has a semiconductor device and a micromachine, comprising: a semiconductor layer on which the semiconductor device is formed; and a substrate on which the micromachine is formed (Yarbrough Fig. 2E), wherein said semiconductor layer has a first surface and a second surface, the first surface is bonded to said substrate directly or through a bonding layer(Yarbrough Fig. 2E), and the second surface adjoins a layer whose structure is more fragile than said semiconductor layer.


Pertaining to "a layer whose structure is more fragile than said semiconductor layer". Reading just the claim it is unclear what is exactly meant by "more fragile". The fragility can be interoperated from either from a more fragile material or from the thinning process taught in the specification. From the teachings of the references it

Art Unit: 2823

would be obvious to one of ordinary skill in the art that a thinned substrate is more fragile than an un-thinned substrate, which is the reason for using a carrier or handle wafer during and after thinning.


Regarding claim 6, Yarbrough in view of Yun disclose the device according to claim 2, wherein the bonding layer includes one of an adhesive and an adhesion layer.

(Yarbrough, column 2, line 61) & (Yarbrough Figs. 2E)




Regarding claim 7, Yarbrough in view of Yun disclose a device which has a semiconductor device and a micromachine, comprising: a semiconductor layer on which the semiconductor device is formed; and 20 a substrate on which the micromachine is formed, wherein said semiconductor layer and substrate are stacked (Yarbrough Figs. 1 and 2E), and said semiconductor layer has a thickness of not more than 50 μm. (Yun, page 962, colum 1, line 12 -- Average separation layer was 1.5 μm).

Art Unit: 2823



Regarding claim 8, Yarbrough in view of Yun disclose a device which has a semiconductor device and a micromachine, comprising: a semiconductor layer on which the semiconductor device is formed; and a substrate on which the micromachine is formed, wherein said semiconductor layer and substrate are stacked, and said semiconductor layer has a thickness of not more than 30 μm. (Yun, page 962, colum 1, line 12 -- Average separation layer was 1.5 μm).




Regarding claim 10, <u>Yarbrough</u> in view of <u>Yun</u> disclose the device according to claim 1, wherein a semiconductor circuit is formed on said semiconductor layer

Art Unit: 2823

(Yarbrough Figs. 2E), and the semiconductor circuit and micromachine comprise at least part of a radio communication device (Yarbrough, column 1, lines 20-31).

Regarding claim 11, Yarbrough in view of Yun disclose a substrate comprising: a semiconductor layer on which a circuit is formed; and an antenna substrate on which antennas are formed, wherein said semiconductor layer and antenna substrate are bonded together (Yarbrough Figs. 2E), and said semiconductor layer is formed by separating, at a separation layer, a substrate which includes the separation layer(Yun, Intrduction, Lines 1-2)...




Regarding claim 12, <u>Yarbrough</u> in view of <u>Yun</u> disclose the substrate according to claim 11, wherein said semiconductor layer has a film thickness of not more than 50 μm. (Yun, page 962, colum 1, line 12 -- Average separation layer was 1.5 μm).

Regarding claim 13, <u>Yarbrough</u> in view of <u>Yun</u> disclose the substrate according to claim 11, wherein said 25 semiconductor layer has a film thickness of not more than 30 lt m. (Yun, page 962, colum 1, line 12 -- Average separation layer was 1.5 μm).

Art Unit: 2823

Regarding claim 14, Yarbrough in view of Yun disclose the substrate according to claim 11, further comprising a bonding layer which bonds together said semiconductor layer and antenna substrate. (Yarbrough, column 2, line 61) & (Yarbrough Figs. 2E)



Claim 3, 4, 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yarbrough et al (US 6,008,776) in view of Yun et al (Thermal and Mechanical Separations of silicon layers from Hydrogen Pattern-Implanted Wafers, Journal of Electronic Materials, Vol. 30, No 8, 2001) in further view of Ito (US 6,566,255).

Regarding claim 3, Yarbrough in view of Yun disclose the device according to claim 2, wherein the layer having the fragile structure includes one of a porous layer and an ion-implanted layer (Yun Fig 1, label - hydrogen peak).

Yun does not specifically disclose the presence of a porous layer.

Ito teaches discloses the presence of a porous layer when forming a separation layer. (Ito, column 5, lines 49-61)


Application/Control Number: 10/748,807 Page 9

Art Unit: 2823

Therefore teachings of the references it is obvious to one of ordinary skill in the art to know that there is a porous layer. An SOI may be an intermediate product or a finished product formed by a SIMOX or bonding method. Especially, the present invention can be preferably applied to an SOI obtained by forming a porous layer on a donor wafer, epitaxially growing a non-porous single-crystal semiconductor layer on the porous layer, bonding the resultant structure to a handle wafer, and then separating the bonded substrate stack at the porous layer, or an SOI obtained by implanting ions of hydrogen or the like into a donor wafer, bonding the donor wafer to a handle wafer, and then separating the bonded substrate stack at a relatively heavily ion-implanted layer. A method for producing an SOI using a hydrogen implantation technique is called Smart Cut\_. (Ito, column 5, lines 49-61)

Regarding claim 4, Yarbrough in view of Yun in further view of Ito disclose a device which has a semiconductor device and a micromachine (Yarbrough Figs. 1 and 2E), comprising: a semiconductor layer on which the semiconductor device is formed; and a substrate on which the micromachine is formed, wherein said semiconductor layer and substrate are stacked, and said semiconductor layer is formed by epitaxial growth. (Ito, column 5, line 53)

Art Unit: 2823



Regarding claim 5, Yarbrough in view of Yun in further view of Ito disclose a the device according to claim 4, wherein said semiconductor layer has a first surface and a second surface (Yarbrough Figs. 1 and 2E), the first surface is bonded to said substrate directly or through a bonding layer (Yarbrough Figs. 2E),, and the second surface is bonded to an insulator directly or through a bonding layer, or adjoins the insulator (Yarbrough Figs. 1 and 2E, elements 40 and 42).

Claim 9 is rejected under 35 U.S.C. 102(b) as being anticipated by <u>Yarbrough</u> et al (US 6,008,776) in view of Yun et al (Thermal and Mechanical Separations of silicon layers from Hydrogen Pattern-Implanted Wafers, Journal of Electronic Materials, Vol. 30, No 8, 2001) in further view of Livingston et al. (US 6,388,631).

Art Unit: 2823

Regarding claim 9, Yarbrough in view of Yun disclose the device according to claim 1. Yarbrough teaches in column 1, lines 20-31 the mems device can be made up of a multitude of devices.

<u>Yarbrough</u> does not, however, teach specifically wherein the micromachine includes at least one of a switch, a variable condenser, and an inductor.

Livingston discloses a mems device that is a switch in Figuer 7B.

Therefore it would be obvious to one of ordinary skill in the art to make a device wherein the micromachine includes at least one of a switch, a variable condenser, and an inductor. The cantilevered structure caries the RF contact that provides for metal to metal contact between the input RF line and the output RF line. (<u>Livingston</u>, column 10, lines36-38)

Claims 16 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Yarbrough</u> et al (US 6,008,776) in view of <u>Yun</u> et al (Thermal and Mechanical Separations of silicon layers from Hydrogen Pattern-Implanted Wafers, Journal of Electronic Materials, Vol. 30, No 8, 2001) in further view of <u>Gilbert</u> (US 6,396,450).

Regarding claims 16 and 17, <u>Yarbrough</u> et al in view of <u>Yun</u> disclose the substrate according to claim 11.

They do not disclose wherein the antennas are spiral antenna coils.

Art Unit: 2823

70011101 Halliber: 1077-10,00

Gilbert teaches the use of a spiral antenna with a mems switch.

Therefore it would be obvious to one of ordinary skill in the art to use a mems switch along with a spiral antenna. A spiral antenna is typical of such a wideband antenna element. Such elements may be well suited for a single element application, but they cannot be physically placed in a periodic array configuration without overlapping, whereby the spacing between the centroids of the elements is around .lambda./2, where .lambda. is the wavelength of the highest intended frequency of operation.... antenna elements having a virtually unlimited variety of shapes and/or sizes can be formed on the CRT face. Coupling this technology with MEMS switches or similar technology can produce a reconfigurable antenna system having an unparalleled range of flexibility.

Regarding claim 17, Yarbrough et al in view of Yun in further view of Gilbert disclose the substrate according to claim 11, wherein the circuit is electrically connected to the antennas and uses the antennas to transmit and receive radio waves (Gilbert column, 2 lines 46-53).

Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over

Yarbrough et al (US 6,008,776) in view of Yun et al (Thermal and Mechanical

Separations of silicon layers from Hydrogen Pattern-Implanted Wafers, Journal of

Art Unit: 2823


Electronic Materials, Vol. 30, No 8, 2001) in further view of <u>Tanielian et al</u> (US 6,134,485).

Regarding claim 15, <u>Yarbrough</u> in view of <u>Yun</u> disclose the substrate according to claim 14.

<u>Yarbrough</u> in view of <u>Yun</u> does not teach wherein said bonding layer is an adhesive (<u>Tanielian</u> column 5, lines 58).

<u>Tanielian</u> teaches wherein said bonding layer is an adhesive.

Therefore it would be obvious to one of ordinary skill in the art to bond the two substrates with an adhesive/epoxy layer. The bottom portion 52 of the MEMS 46 includes a cavity 56 defined within a reference support 58. The reference support 58 is designed to allow flip chip bonding of the MEMS 46 to the module substrate 40 of the module 22. The MEMS 46 is mounted to the module 22 using solder bumps or conductive epoxy. The use of flip chip bonding keeps the profile of the module-mounted MEMS 46 to about 0.41 mm (0.016 inches) thick. The reference support 58 advantageously provides feedthroughs so that electrical connections can be made from the backside of the MEMS 46. (Tanielian column 5, lines 53-67)



Application/Control Number: 10/748,807 Page 14

Art Unit: 2823

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jarrett J. Stark whose telephone number is (571) 272-6005. The examiner can normally be reached on Monday - Thursday 6:30AM - 5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (571)272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JJS November 14, 2005

MATTHEW SMITH
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CANTUR 2800